


Digital Control in Switched Mode Power Converters and FPGA-based Prototyping
Dr. Santanu Kapat
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur

Module - 09
Digital Control Implementation using Microcontrollers
Lecture - 88
Texas Instruments C2000 key peripheral differentiations

Hello and welcome to the NPTEL online certification course a course on Digital Control in SMPCs and FPGA-based prototyping. I am Aditya Dholakia from Texas instruments and module 9 Digital Control Implementation using Microcontrollers. Today in lecture 88 we are going to study Texas Instruments C2000 key peripheral differentiations.

(Refer Slide Time: 00:45)



The slide features a dark blue header with the text 'CONCEPTS COVERED' in white. Above the header, there are logos for IIT Kharagpur, NPTEL, and Texas Instruments. The main content area is white with a blue border on the right and bottom. It contains a bulleted list of three items.

- Why C2000 for digital power and control ?
- Key peripheral differentiations offered by C2000
- Demonstration of example code using CCS IDE

So, the concepts covered will be, why do we need a C2000 for digital power as well as a control? What are the key peripheral differentiations offered by the C2000 device? And lastly, we will give a brief overview of what is the demonstration of example code using CSS IDE.

(Refer Slide Time: 01:05)

C2000™ Real-Time Microcontrollers Overview

TEXAS INSTRUMENTS

C2000 Real-Time MCU

Sense | **Process**

Control | **Interface**

25 years expertise in real-time control systems

Functional Safety Compliant

Highly accurate sensing:

- 12/16-bit ADCs, up to 24 channels
- Full analog comparators with built-in DACs
- Quadrature Encoder and Capture Logic

Highly flexible, High-resolution PWMs:

- Up to 32 outputs
- Tightly coupled with Sensing domain for fast response time
- Buffered Output DACs

High performance processing:

Floating-point DSP C28x™ core + parallel multi-core architecture + instructions set optimized for control math, up to 925 MIPS

Integrated communications:

CAN, CAN-FD, LIN, UART, SPI, I2C, PMBus, USB, 10/100 Ethernet MAC, EtherCAT™, XEMIF

Leading innovation:

Configurable Logic Block for peripheral customization, Fast Serial Interface for high-speed communication, ERAD for enhanced diagnostics and profiling

Functional Safety Support:

Built-in HW features for safety S/W library and device drivers Safety certification documentation

Expertise and support:

Software libraries, reference designs, and functional safety-compliant devices.

Functional Safety:

All Safety integrity levels for Automotive and Industrial

1.2-V core, 3.3-V I/O design

Up to 2.5 MB Flash, 256 kB RAM (ECC protected)

QFN, QFP, BGA packages

-40 to 125°C temperature range

Q100 automotive qualified options

Over 1 billion units shipped for industrial and automotive applications with compatible software

NPTEL

IIT Kharagpur

TEXAS INSTRUMENTS

So, in the previous lecture, we went through the processing part of the processing capabilities of a C2000 real-time microcontroller. In this lecture, we will go through the sensing as well as the control part.

(Refer Slide Time: 01:17)

EV DC Charging Station Power Module

TEXAS INSTRUMENTS

3 ph AC

AC/DC (PFC)

Active AC Conversion | Power Factor Correction

Real-time MCU | Power

DC/DC

Buck/Boost | CAN

Real-time MCU | Power

50-1000 VDC
Up to 400 A

Vehicle

Isolation Barrier

Market Trend

- Higher power efficiency and power density
 - Minimize unnecessary grid stress for mass development
 - Enable faster charging speed
- Bi-directional energy flow
 - Vehicle-to-Grid (V2G) needs bidirectional converters
- Modularization for cost efficiency & scalability
 - Residential, Commercial & industrial applications have different requirements.

Why C2000 for Digital Power Control?

- C2000 high-frequency PWMs enable higher switching frequency to control GaN and SiC power devices
- C2000 enables complex power topologies and control scheme through large number of high resolution PWMs and high bandwidth sensing as well as ultra-low latency control loop processing.
- Scalable platform unlocks the choice of power topologies and control schemes at all levels

NPTEL Online Certification Courses

IIT Kharagpur

NPTEL

TEXAS INSTRUMENTS

Starting with one of the applications which is an electric vehicle DC charging station power module. What it looks like is something like this where a 3-phase AC grid voltage is connected to an AC DC which is the power factor character unit that ultimately feeds its voltage into the DC-DC unit. Lastly, there is a vehicle that gets charged because of it.


There is an isolation barrier in between as well now two real-time MCUs are coming into the picture over here. One is in the AC DC stage, the second is in the DC-DC stage. The current market trend is highlighted in the bottom picture. So, the first one that you see here is the higher power efficiency and power density. This is needed because it will minimize the unnecessary grid stress for mass development as well as if you have a higher power density it will enable fast charging speed if you have the same size.

Moreover, power efficiency will reduce losses as well. Additionally, you need to have bi-directional energy flow back for the vehicle to grid charging. Lastly, we have modularization for cost efficiency and scalability. That is residential, commercial, and industrial applications will have their different requirement. So, that is why you need modularization. Now why C2000 for digital power control? So, the first point is that for higher power efficiency and power density, we have high-frequency PWMs which enable high switching frequency to control the gallium nitride as well as the silicon power devices.

C2000 also enables complex power topologies and control schemes through a large number of high-resolution PWMs and high bandwidth sensing which enables ultra-low latency control loop processing. That is a very fast IDC as well as fast processing which ultimately will give you an ultra-low latency control loop.

The platform is also scalable if you have an older version of the device and if you want to port it to a newer one or if you want to play around with the device the platform is scalable where you can port the code from one device to the other with minimal or no changes. This unlocks the choice of power topologies as well as control schemes at all levels.

(Refer Slide Time: 03:23)



So, just to give a brief overview of what all DI designs are available for the power topologies for AC DC as well as the power topologies for the DC-DC stage here is a picture. So, in the AC DC that is the PFC plus rectifiers stage we have 3 phase Vienna rectifiers PFC we have 3 phase 2-level PFC there is a TNPC PFC stage an ANPC or NPC PFC stage, a totem pole PFC stage which we will discuss in the coming design as well and a flying capacitor 3 level.

In the DC-DC power topologies, we have a dual active bridge, a CLLC dual active bridge a conventional PSFB that is a conventional phase shifted full bridge a 2 phase interleaved LLC resonant converter, a flying capacitor full bridge, and an interleaved series half bridge. These designs are provided free of cost on TI dot com. You can quickly check out and jump-start your design development. The software is also available on DI com. Specifically in the digital power SDK as well as in the motor controllers SDK.

(Refer Slide Time: 04:19)

The slide features a block diagram of a solar inverter with integrated energy storage. On the left, 'Solar Arrays' are connected to a 'DC/DC MPPT' power stage, which includes a 'Control MCU' and 'VI Sensing' block. Below this, a 'Battery' is connected to a 'Bi-directional DC/DC' power stage, also with a 'Control MCU' and 'VI Sensing' block. Both stages connect to a central 'DC Bus'. On the right, the 'DC Bus' feeds into a 'DC/AC Inverter' power stage, which also contains a 'Control MCU' and 'VI Sensing' block. The inverter's output is connected to a '1PH/3PH Grid'. A 'Market Trend' box lists: Hybrid inverters with integrated ESS (with sub-points for bi-directional energy flow), Higher power efficiency and power density, and Distributed solar systems driving safety requirements (with sub-points for Rapid shutdown and Arc protection). A small video inset shows a man in a light blue shirt. The slide footer includes NPTEL logos, 'NPTEL Online Certification Course IIT Kharagpur', and the Texas Instruments logo.

Next, the second application is the solar inverter with an integrated energy storage system. So, in this application, the solar arrays are connected to the DC-DC stage with the maximum power point tracking that is the MPPT which ultimately feeds into the DC AC inverter stage. Also, we require an integrated energy storage system along with this. So, we have a battery pack and for that, we have a bi-directional DC-DC stage connected to the DC bus.

So, the market trend here looks something like this where a hybrid inverter is there with integrated ESS which is an energy storage system. This also requires a bi-directional energy flow. Same way as compared to the previous example this also demands a high power efficiency and power density. Also, the distributed solar systems that are our rooftop solar systems drive safety requirements as well.

So, the primary safety requirement is that if you have let us suppose a fault condition. So, you need an immediate rapid shutdown. And in such scenarios where there is a chance of physical damage to the system and there can be an arc introduced, we have a quick requirement for arc detection as well as quenching.

So, arc protection is also a critical feature highlighted in the market trend. These all market trends are addressable by the C2000 devices.

(Refer Slide Time: 05:34)

The diagram illustrates a solar inverter system with integrated energy storage. It features a DC/DC MPPT stage connected to solar arrays, a Bi-directional DC/DC stage connected to a battery, and a DC/AC Inverter stage connected to a 1PH/3PH Grid. The system also includes an Interleaved Boost stage and a Dual Active Bridge (DAB) stage. The Texas Instruments logo is visible in the top right corner.

Power topologies for DC/DC stages

- * Dual Active Bridge (DAB) (TIDA-010054)
- * CLLC Dual Active Bridge (DAB) (TIDM-02002)
- Conventional Phase-shifted Full Bridge (TIDM-02000)
- 2 phase, interleaved LLC Resonant Converter (TIDM-1001)
- Interleaved boost (TIDM-SOLAR-DCDC)

Power topologies for DC/AC stage

- 3-ph Vienna PFC (TIDM-1000)
- * 3-ph, 2-level PFC (TIDA-01606 in 2-I mode)
- * 3-ph, 3-level TNPC PFC (TIDA-01606)
- * 3-ph, 3-level ANPC/NPC PFC (TIDA-010210)
- Totem Pole PFC (TIDA-01604 and TIDM-1007)
- Two level h-bridge (TIDM-HV-1PH-DCAC)

TI offers the industry's richest reference designs with C2000 controllers


NPTEL Online Certification Course
IIT Kharagpur

TEXAS INSTRUMENTS

So, coming back again to the device topologies that are provided for a DC-DC stage as well as the DC AC stage this will look pretty much the same thing because most of our topologies involve a bi-directional power flow. So, the DC-DC stage I have highlighted earlier as well the dual active bridge the CLLC dual active bridge, and so on.

And the same way for the DC AC stage we have a 3-phase Vienna PFC 3 phase, 2 level PFC, a TNPC stage, an ANPC stage, a totem pole PFC and a 2-level edge h bridge. TI also offers the industry's richest reference designs with C2000 controllers. All these reference designs are available with the C2000 digital power SDK which you can quickly take a look at.

(Refer Slide Time: 06:14)



Now moving on to the server power trends. So, the market trends again over here demand higher power efficiency, fast transient response, and higher power density as well. And higher power efficiency the application benefits look something like this. Like it has lower operation cost it specifically meets tightening efficiency standards which you need to have more than 80 and since your efficiency will be higher you will have a lower power loss and that is why you will need a smaller heat sink.

And the fast transient response. So, for that, you need the application benefit will look like it will have a stable and robust operation under load as well as an input transient same way as compared to the higher power efficiency part this also will meet the OEM's spec. And lastly, the higher power density where we have a smaller form factor available with a lower system BOM.


What are the overall design challenges if we talk about the market trends? So, the first design challenge that comes up is the complex power topology along with the control algorithm that is like we want to incorporate ZVS ZCS etcetera. So, for that what are the key ingredients to make it happen within the C2000? So, we have the low latency ADC to CPU to PWM update. What I mean by this is that the sensing part is taken care of by the ADC then the processing will be taken care of inside the CPU whereas, the PWM will be updated.

So, this whole process is taken care of at a very fast speed which ultimately results in very low latency. Then there is high PWM flexibility resolution and higher control loop speed and

lower latency which enables the overall design challenge of complex power topology easily achievable. The second design challenge is the real-time control performance for faster control loop execution. So, for that, we have coprocessors along with the CPU which frees up the CPU bandwidth such as CLA, TMU, FPU etcetera.

And that is why the CPU will be able to give better performance. Lastly we need to achieve higher switching frequency specifically for GAN and silicon carbide devices. So, the C2000 device can switch at a very high frequency and also it has a faster ADC with the flexible start of conversion triggering that could be coupled with an integrated internal analog comparator. That is an integrated internal CMPSS module.

(Refer Slide Time: 08:25)



The slide is titled "C2000 Peripheral Differentiations" and features the Texas Instruments logo in the top right corner. It lists three key peripherals:

- EPWM – Enhanced Pulse Width Modulator
- ADC – Analog-to-Digital Converter
- CLB – Configurable Logic Block

A small inset video of a presenter is visible in the bottom right corner of the slide. The footer contains the NPTEL logo, the text "NPTEL Online Certification Course IIT Kharagpur", and the Texas Instruments logo.

So, now moving on to some of the key peripheral differentiations that C2000 offers. I would not be touching upon all the peripherals in detail, but specifically talking about the sensing as well as the processing part sensing as well as the control part. We have the EPWM, ADC as well as CLB. That is the enhanced pulse width modulator module the analog to digital converter as well as the configurable logic block.

(Refer Slide Time: 08:48)

PWM features	System benefit
High-Resolution on PWM output capability (on period, enables frequency modulated PWM strategies, dead-band capabilities)	Enables better performance high-frequency power conversion. Achieve cleaner waveforms and avoid oscillations/limit cycle at output.
CMPC & CMPD (enables generation ADC SOC and INT anywhere in PWM period) <i>(CMPC/D are compare registers in the Compare submodule)</i>	Trigger ADC conversion at any point. Enables highly accurate oversampling. C2000 real-time MCUs have more events & Flexible pre-scaler option.
Load on SYNC (support for shadow-to-active load on a SYNC event)	Enables variable frequency applications (allows LLC control in power conversion).
Simultaneous register writes across multiple PWM modules	Enables complex, high frequency power control (interleaved, LLC topologies). Especially applicable in time-critical applications
Action qualifier registers (shadowing of AQCTLA and AQCTLB registers)	Cleanly disable and re-enable 1 PWM phase. Needed to implement Peak Current Mode Control (PCMC)
Delayed trip functionality (dead-band insertion capability on a trip event)	Enables Zero Voltage Switching (ZVS) which leads to higher efficiencies. Achieve PSFB, PCMC, transition mode PFC topologies/implementations
Register reloads (One shot, global) (from shadow to active registers)	Enables control of interleaved LLC topologies at high frequencies
Valley switching (ability to switch PWM output at valley point)	Enables improvement in Power Factor (PF) and Total Harmonic Distortion (THD), especially relevant in PFC applications. Enables light load efficiency.

Additional features:

- Very well connected with other on-chip IPs: CLB, XBAR, ADC, etc.
- Cycle-by-cycle trip for current limiting operation and OST trip functionality
- Support for adjusting duty cycle to handle inrush current for transformers and choppy duty cycle for pulse transformer using PWM chopper submodule.

Demo examples to configure each feature set available with:-

- [C2000Ware/driverlib/<device>/examples](#)
- [DigitalPower-SDK](#)
- [Motor Control SDK](#)

So, starting with the ePWM module which is the enhanced pulse width modulator module. We have the first on the top left that you see the high resolution on the PWM output capability. This is a high-resolution feature over the conventional PWM which adds specific use cases when you are operating at a very higher frequency of more than 1000 kilowatt and so on.

These specific details about when and where their high resolution can be utilized can be checked out in the specific device data sheet. This enables better performance for high-frequency power conversions, achieves cleaner waveforms, and avoids limit cycle oscillations at the output. Then the second PWM feature that I would like to talk about is the comparator C and the comparator D module

So, these CMPC and CMPD are some comparators that enable the generation of ADC SOC event that is the start of conversion event as well as the interrupt generation event anywhere in the PWM period. The third point is the load on the sync event. So, the load on sync is basically that a CPU generates a sync event whenever a sync event is generated we have support for the shadow to active load on a synchronous event.

So, you have simultaneous register writes across multiple PWM modules. So, this particular application can be utilized in variable frequency applications such as LLC control and LLC control topologies etcetera. Then there is the action qualifier register where we have shadowing as well. So, the action qualifier register is capable of cleanly disabling and

re-enable one PWM phase specifically needed to implement peak current mode control applications. Then there is delayed trip functionality.

So, the delayed trip functionality is basically that you can delay the trip event when needed. So, this enables the ZVS operation which leads to higher efficiencies. The applications include the PSFB, PCMC that is the peak current mode control, then transition mode PFC topologies etcetera.

The register reloads are also possible if you want to only load registers from shadow to act in a single PWM module you can use the one-shot register reload. And if you want to operate at a global level that is an all-PWM module that is also possible using the register lead load option at a global level.

This enables control of interleaved LLC topologies at higher frequencies. Lastly, that is a valley switching feature that can switch the PWM output exactly at the valley point or late as desired by the user. So, this again enables improvement in the power factor, and the total harmonic distortion, and especially this is relevant in the power factor character applications. Specifically at the light load efficiency conditions.

Beyond these features, there are some additional features as well. Since PWM is a very critical IP it is very well connected with other on-chip IPs such as the CLB that is the configurable logic block, the cross bars, ADC etcetera. There are also features like a cycle-by-cycle trip for current limiting operation and one short trip functionality for fault detection purposes. Then the support for adjusting the duty cycle to handle rush current for transformers and choppy duty cycle for pulse transformers using the PWM chopper submodule.

All these features that are discussed for that the demo examples are available to configure each feature set available that is in C2000 where with driver lib device and examples folder moreover you can check out digital power SDK as well as motor control SDK.

(Refer Slide Time: 12:01)

Actuation: Precision Control with High Resolution 

High Resolution PWM Duty Cycle provides the capability to place PWM edge transitions at time steps of 150ps.


High Resolution PWM Period provides the capability to place the PWM timer period at precise time steps of 150ps.

Benefits


- Improve application performance
- Eliminate limit cycle oscillations
- Operate systems at higher frequencies and reduce passive component sizes

High Resolution PWM Phase provides the capability to synchronize multi-PWM phase offsets at time steps of 150ps.

High Resolution Dead Band minimizes shoot through current with capability to set PWM transition delays with precision up to 150ps.



Model information about HRPWM available in device's technical reference manual

NPTEL Online Certification Course
IIT Kharagpur 

Now, specifically talking about the high-resolution modules. So, high resolution is a module that enables you to improve application performance, eliminate limit cycle oscillations and it operates the system at a very high frequency, and reduce the passive component sizes.

It can provide the to place the PWM h transition at a time step of as minute as 150 picoseconds. Now typically this use case is used at the PWM duty cycle. So, if you want to have a very specific duty cycle that is where hr PWM can come in place.

If you want to have a very specific PWM period or a PWM phase where you are operating at a multi-phase multi-PWM phase level or you want a very specific dead band that will be ultimately used in minimizing shoot through that is when the high-resolution feature will be used. Just take care that this is this resolution is provided up to as much as low as 150 picoseconds.

(Refer Slide Time: 12:56)

C2000 Real-time MCU ADC feature-set TEXAS INSTRUMENTS

- Each SAR Type ADC contains:
 - 12-bit/16-bit selectable resolution mode
 - Single-ended/Differential signal conversions
 - Input multiplexer with up to 16 channels
 - 16 configurable SOCs
 - 16 individually addressable result registers
 - Internal and External Reference Voltage
 - Multiple SOC trigger sources
 - (Software, all PWMs, External Signals, etc.)
 - Four flexible PIE interrupts
 - Four post-processing blocks (H/W block reduces S/W overhead)
 - Offset calibration, Error correction, Trigger-to-sample delay capture
 - High, low, zero-crossing comparison and interrupt for EPWM trip
 - Open short detect feature for fault detection

12-bit: 3.5 MSPS (f2838x)
Conversion speed: 250 ns

NPTEL Online Certification Course
IIT Kharagpur

TEXAS INSTRUMENTS

Then we come down to the ADC which is the analog-digital comparator. So, TI C2000 ADC is a SAR type that is a successive approximation type ADC. There are 12 to 16-bit selectable resolutions, a single-ended or differential-ended differential signal conversion single-ended is compatible with both 12-bit as well as 16-bit resolutions whereas, the differential signal conversion is compatible only with the 16-bit resolution mode.

We have an input multiplexer with up to 16 channels per ADC module. And for every 16 channels, we have 16 configurable SOCs as well. Again for every 16 SOCs, we have configurable addressable registers as well. There is an option to select whether you want to go for an internal reference voltage or you want to use an external reference voltage.

The internal reference voltage can also be used within the chip multiple. SOC triggers that are the start of conversion triggers for the ADC are possible in this. That is you can use either software all the PWMs are capable to trigger the ADC. You can even use external triggers to trigger the ADC.

ADC also has good connectivity with the peripheral interrupt expander block which is the PIE block which is the interrupt block and you can generate interrupts using this PIE block on ADC events on specific ADC events. Then there are four post-processing blocks as well which we call PPB blocks these are hardware blocks to reduce the software overhead. The use case of this PPB block is the red is capable to have an offset calibration, and error correction that triggers sample delay capture, it can even detect high, low, and zero crossing

comparison and it can also generate an interrupt for PWM trip in such cases where you want to have a zero crossing or a high low comparison.

Lastly, this ADC also has an open shot detect feature where you can even detect whether the pin that you have connected for ADC configuration is open or short to some other external source. Specifically if talking about data speed this 12-bit ADC for an f2838x device is somewhere around 3.5 million samples per second and the conversion speed somewhere comes somewhere around 250 nanoseconds. Now, this value will vary from device to device and all the device-specific information can be captured in the device datasheet.

(Refer Slide Time: 15:07)

Integrate custom logic and augment peripheral capability in your real-time MCU applications

Customized logic is usually done in a system by adding FPGAs, CPLDs, or external logic. These systems almost always still include a traditional microcontroller as well.

Without CLB

MCU
FPGA
CPLD
External logic

With CLB

C2000
MCU
CLB

The C2000™ MCU configurable logic block (CLB) enables customization in a microcontroller based real-time control system while eliminating or reducing the size of the FPGA, CPLD, or external logic

NPTEL Online Certification Courses
IIT Kharagpur

Now, coming on to the third part which is the CLB part. So, there is a customizable logic block that is available which we call a configurable logic block. This customized logic is usually done in our system by adding FPGAs or CLPD or some external logic, but these systems most always still include a traditional microcontroller as well. That is the image that you see around the left-hand side. The C2000 microcontroller unit configurable logic block enables customization and a microcontroller-based real-time control system while eliminating.

So, now you do not need an external FPGA or an external CLPD CPLD for this purpose, but in case of any minor logic that you want to implement that you can implement using the CLB block available within the C2000 device. So, you eliminate the size you will reduce the size of your whole device by eliminating FPGA and CBD.

(Refer Slide Time: 15:56)


C2000™ MCU: configurable logic block peripheral



TMS320F28004x		Temperatures	125C	0100
Sensing	Processing	Actuation		
ADC1: 12-bit, 3.45 MSPS, 8ch	C28x™ DSP core	8x ePWM Modules		
ADC2: 12-bit, 3.45 MSPS, 8ch	100 MHz	16x Outputs (16x High-Res)		
ADC3: 12-bit, 3.45 MSPS, 8ch	FPD	Fault Trip Zones		
7x Windowed Comparators Subsystem w/Integrated 12-bit DAC	TMU	2x 12-bit DAC		
7x PGA	VCA-I	Connectivity		
4x Sigma-Delta Channels (2x Filters per channel)	CLA core	2x UART, 1x LIN/UART		
Temperature Sensor	100 MHz	2x I2C (1x true PMBus)		
2x eQEP	Floating-Point Math	2x SPI		
7x eCAP (2x HRCAP)	6ch DMA	2x CAN 2.0B		
Configurable Logic Block	Memory	Power & Clocking		
4 Tiles	Up to 256 Kbit Flash (boot-bank) +ECC	2x 10 MHz 0-ppm OSC		
Position Manager	Up to 100 KB SRAM +parity	1.2V VREG		
Flexible Absolute Encoder Interfaces	2x 128-bit Security Zones	POR/BOR Protection		
System Modules	Boot ROM	Debug		
3x 32-bit CPU Timers	InstrSPIN™ Motor ROM	c/JTAG/Real-time JTAG		
NMI Watchdog Timer		Embedded Real-time Analysis And Diagnostic unit (ERAD)		
192 Interrupt PIE				




NPTEL Online Certification Course
IIT Kharagpur



So, taking a sample use case of TMS320F28004x we have four configurable logic blocks as highlighted in this image.

(Refer Slide Time: 16:04)

C2000™ MCU: configurable logic block peripheral



Configurable logic block gives the ability to:

- Build logic around and augment existing on-chip peripherals like ePWM, eCAP, eQEP, and GPIOs
- Implement independent custom logic


NPTEL Online Certification Course
IIT Kharagpur



Now this configurable logic block gives the ability to build logic around and augment existing the peripherals like GPIO, ePWM, eQEP that is the quadrature in quadruples, the capture pulse etcetera. All these peripherals specifically PWM capture and QEP can be connected to different CLB tiles using something called a CLB crossbar. This crossbar is capable to connect all these IPs to the CLB.


Now, the user can implement his custom independent logic similar to FPGA and do whatever operations he wants, and based on the decisions he wants to take you can then intersect or override peripheral outputs to the ePWM, QEP, and eCAP as well as if you want to give the output back to the GPIO that is also possible using the output crossbars.

(Refer Slide Time: 16:47)




Now, we would like to show a small demonstration of how a CSS or a C2000 ware environment is utilized I will particularly show an ADC ePWM example, ok.


(Refer Slide Time: 16:59)



(Refer Slide Time: 17:08)




(Refer Slide Time: 17:13)




So, we start the demonstration and for that, you open the CCS window which is the code composer studio window, you can go to the project menu click on import CSS project click on browse and this will lead you to the latest version of C2000 ware that you have installed.


(Refer Slide Time: 17:15)



(Refer Slide Time: 17:22)




(Refer Slide Time: 17:24)




Click on driver lib click on the device that you have connected click on examples and select the example that you want to run in this case I want to run an ADC example. So, I have selected ADC and selected adc folder I will run adc soc epwm example which is example number two. Click on the example and click on finish. This will import the example into your CCS environment. You can open this example by clicking on the drop-down symbol available here.

(Refer Slide Time: 17:40)




There are two main files available one is the main file that is the source file and the second one is the sysconfig file the main file contains all the initialization configuration whereas, the sys config file is a GUI where you can do all the initialization file initialization configurations.

(Refer Slide Time: 17:52)



(Refer Slide Time: 17:57)




So, first of all, I will open the sysconfig file where all the initialization is done. So, you can see here the ADC is already enabled with the sys control as well. You can see all the basic ADC configurations done over here such as the pre scalar if you want to go for the high


priority mode then you can enable that as well all the start of conversion can be enabled over here.

In this particular example, we have enabled the SOC number 0 enabled. So, specifically for SOC0 all the configurations can be done inside the SOC0 tab that is its name can be changed by which channel is configured you can select all the channels that are from 0 to 15 that is 16 channels.


(Refer Slide Time: 18:34)



(Refer Slide Time: 18:42)




(Refer Slide Time: 19:05)



```
103 // Initialize the PIE vector table with pointers to the shell Interrupt
104 // Service Routines (ISR).
105 //
106 Interrupt_initVectTable();
107 //
108 //
109 // Board Initialization
110 // - Set up the ADC and initialize the SOC
111 // - Enable ADC interrupt
112 //
113 void Init()
114 {
115     // Set up the ePWM
116     InitEPWM();
117     //
118     //
119     // Initialize results buffer
120     //
121     for(index = 0; index < RESULTS_BUFFER_SIZE; index++)
122     {
123         myADCResults[index] = 0;
124     }
125     //
126     //
127     bufferFull = 0;
128     //
129     //
130     // Enable Global Interrupt (INT0) and real-time interrupt (DR0)
131     //
132 }
```

(Refer Slide Time: 19:19)



```
171 // Function to configure ePWM to generate the SOC.
172 //
173 void InitEPWM(void)
174 {
175     //
176     // Disable clock
177     EPWM_disableADCTrigger(EPWM_BASE, EPWM_SOC_A);
178     //
179     EPWM_disableADCTrigger(EPWM_BASE, EPWM_SOC_B);
180     //
181     // Configure the SOC to occur on the first up-count event
182     //
183     EPWM_setADCTriggerSource(EPWM_BASE, (EPWM_SOC_A, EPWM_SOC_TRCTR_U_UPHW);
184     EPWM_setADCTriggerEventPrescale(EPWM_BASE, EPWM_SOC_A, 1);
185     //
186     //
187     // Set the compare A value to 1000 and the period to 1999
188     // Assuming ePWM clock is 100KHz, this would give 50Hz sampling
189     // 50Hz ePWM clock would give 2kHz sampling, etc.
190     // The sample rate can also be modulated by changing the ePWM period
191     // directly (ensure that the compare A value is less than the period).
192     //
193     EPWM_setCounterCompareValue(EPWM_BASE, EPWM_COUNTER_COMPARE_A, 1000);
194     EPWM_setTimeBasePeriod(EPWM_BASE, 1999);
195     //
196     //
197     // Set the local ePWM module clock divider to 1
198 }
```

(Refer Slide Time: 19:22)

```
214 // Configure the SOC to occur on the first up-count event
215 //
216 EPWM_setADCTriggerSource(EPWM_BASE, EPWM_SOC_A, EPWM_SOC_TRCTR_U_CMPA);
217 EPWM_setADCTriggerPrescale(EPWM_BASE, EPWM_SOC_A, 1);
218 //
219 // Set the compare A value to 1000 and the period to 1999
220 // Assuming ePWM clock is 100MHz, this would give 500Hz sampling
221 // 500Hz ePWM clock would give 250Hz sampling, etc.
222 // The sample rate can also be modulated by changing the ePWM period
223 // directly (ensure that the compare A value is less than the period).
224 EPWM_setCounterCompareValue(EPWM_BASE, EPWM_COUNTER_COMPARE_A, 1000);
225 EPWM_setTimeBasePeriod(EPWM_BASE, 1999);
226 //
227 // Set the local ePWM module clock divider to /1
228 //
229 EPWM_setClockPrescale(EPWM_BASE,
230                       EPWM_CLOCK_DIVIDER_1,
231                       EPWM_HSCLOCK_DIVIDER_1);
232 //
233 // Freeze the counter
234 EPWM_setTimeBaseCounterMode(EPWM_BASE, EPWM_COUNTER_MODE_STOP_FREEZE);
235 //
236 //
237 //
238 //
239 //
240 //
241 //
242 //
243 //
244 //
245 //
246 //
247 //
248 //
249 //
250 //
251 //
252 //
253 //
254 //
255 //
256 //
257 //
258 //
259 //
260 //
261 //
262 //
263 //
264 //
265 //
266 //
267 //
268 //
269 //
270 //
271 //
272 //
273 //
274 //
275 //
276 //
277 //
278 //
279 //
280 //
281 //
282 //
283 //
284 //
285 //
286 //
287 //
288 //
289 //
290 //
291 //
292 //
293 //
294 //
295 //
296 //
297 //
298 //
299 //
300 //
301 //
302 //
303 //
304 //
305 //
306 //
307 //
308 //
309 //
310 //
311 //
312 //
313 //
314 //
315 //
316 //
317 //
318 //
319 //
320 //
321 //
322 //
323 //
324 //
325 //
326 //
327 //
328 //
329 //
330 //
331 //
332 //
333 //
334 //
335 //
336 //
337 //
338 //
339 //
340 //
341 //
342 //
343 //
344 //
345 //
346 //
347 //
348 //
349 //
350 //
351 //
352 //
353 //
354 //
355 //
356 //
357 //
358 //
359 //
360 //
361 //
362 //
363 //
364 //
365 //
366 //
367 //
368 //
369 //
370 //
371 //
372 //
373 //
374 //
375 //
376 //
377 //
378 //
379 //
380 //
381 //
382 //
383 //
384 //
385 //
386 //
387 //
388 //
389 //
390 //
391 //
392 //
393 //
394 //
395 //
396 //
397 //
398 //
399 //
400 //
401 //
402 //
403 //
404 //
405 //
406 //
407 //
408 //
409 //
410 //
411 //
412 //
413 //
414 //
415 //
416 //
417 //
418 //
419 //
420 //
421 //
422 //
423 //
424 //
425 //
426 //
427 //
428 //
429 //
430 //
431 //
432 //
433 //
434 //
435 //
436 //
437 //
438 //
439 //
440 //
441 //
442 //
443 //
444 //
445 //
446 //
447 //
448 //
449 //
450 //
451 //
452 //
453 //
454 //
455 //
456 //
457 //
458 //
459 //
460 //
461 //
462 //
463 //
464 //
465 //
466 //
467 //
468 //
469 //
470 //
471 //
472 //
473 //
474 //
475 //
476 //
477 //
478 //
479 //
480 //
481 //
482 //
483 //
484 //
485 //
486 //
487 //
488 //
489 //
490 //
491 //
492 //
493 //
494 //
495 //
496 //
497 //
498 //
499 //
500 //
501 //
502 //
503 //
504 //
505 //
506 //
507 //
508 //
509 //
510 //
511 //
512 //
513 //
514 //
515 //
516 //
517 //
518 //
519 //
520 //
521 //
522 //
523 //
524 //
525 //
526 //
527 //
528 //
529 //
530 //
531 //
532 //
533 //
534 //
535 //
536 //
537 //
538 //
539 //
540 //
541 //
542 //
543 //
544 //
545 //
546 //
547 //
548 //
549 //
550 //
551 //
552 //
553 //
554 //
555 //
556 //
557 //
558 //
559 //
560 //
561 //
562 //
563 //
564 //
565 //
566 //
567 //
568 //
569 //
570 //
571 //
572 //
573 //
574 //
575 //
576 //
577 //
578 //
579 //
580 //
581 //
582 //
583 //
584 //
585 //
586 //
587 //
588 //
589 //
590 //
591 //
592 //
593 //
594 //
595 //
596 //
597 //
598 //
599 //
600 //
601 //
602 //
603 //
604 //
605 //
606 //
607 //
608 //
609 //
610 //
611 //
612 //
613 //
614 //
615 //
616 //
617 //
618 //
619 //
620 //
621 //
622 //
623 //
624 //
625 //
626 //
627 //
628 //
629 //
630 //
631 //
632 //
633 //
634 //
635 //
636 //
637 //
638 //
639 //
640 //
641 //
642 //
643 //
644 //
645 //
646 //
647 //
648 //
649 //
650 //
651 //
652 //
653 //
654 //
655 //
656 //
657 //
658 //
659 //
660 //
661 //
662 //
663 //
664 //
665 //
666 //
667 //
668 //
669 //
670 //
671 //
672 //
673 //
674 //
675 //
676 //
677 //
678 //
679 //
680 //
681 //
682 //
683 //
684 //
685 //
686 //
687 //
688 //
689 //
690 //
691 //
692 //
693 //
694 //
695 //
696 //
697 //
698 //
699 //
700 //
701 //
702 //
703 //
704 //
705 //
706 //
707 //
708 //
709 //
710 //
711 //
712 //
713 //
714 //
715 //
716 //
717 //
718 //
719 //
720 //
721 //
722 //
723 //
724 //
725 //
726 //
727 //
728 //
729 //
730 //
731 //
732 //
733 //
734 //
735 //
736 //
737 //
738 //
739 //
740 //
741 //
742 //
743 //
744 //
745 //
746 //
747 //
748 //
749 //
750 //
751 //
752 //
753 //
754 //
755 //
756 //
757 //
758 //
759 //
760 //
761 //
762 //
763 //
764 //
765 //
766 //
767 //
768 //
769 //
770 //
771 //
772 //
773 //
774 //
775 //
776 //
777 //
778 //
779 //
780 //
781 //
782 //
783 //
784 //
785 //
786 //
787 //
788 //
789 //
790 //
791 //
792 //
793 //
794 //
795 //
796 //
797 //
798 //
799 //
800 //
801 //
802 //
803 //
804 //
805 //
806 //
807 //
808 //
809 //
810 //
811 //
812 //
813 //
814 //
815 //
816 //
817 //
818 //
819 //
820 //
821 //
822 //
823 //
824 //
825 //
826 //
827 //
828 //
829 //
830 //
831 //
832 //
833 //
834 //
835 //
836 //
837 //
838 //
839 //
840 //
841 //
842 //
843 //
844 //
845 //
846 //
847 //
848 //
849 //
850 //
851 //
852 //
853 //
854 //
855 //
856 //
857 //
858 //
859 //
860 //
861 //
862 //
863 //
864 //
865 //
866 //
867 //
868 //
869 //
870 //
871 //
872 //
873 //
874 //
875 //
876 //
877 //
878 //
879 //
880 //
881 //
882 //
883 //
884 //
885 //
886 //
887 //
888 //
889 //
890 //
891 //
892 //
893 //
894 //
895 //
896 //
897 //
898 //
899 //
900 //
901 //
902 //
903 //
904 //
905 //
906 //
907 //
908 //
909 //
910 //
911 //
912 //
913 //
914 //
915 //
916 //
917 //
918 //
919 //
920 //
921 //
922 //
923 //
924 //
925 //
926 //
927 //
928 //
929 //
930 //
931 //
932 //
933 //
934 //
935 //
936 //
937 //
938 //
939 //
940 //
941 //
942 //
943 //
944 //
945 //
946 //
947 //
948 //
949 //
950 //
951 //
952 //
953 //
954 //
955 //
956 //
957 //
958 //
959 //
960 //
961 //
962 //
963 //
964 //
965 //
966 //
967 //
968 //
969 //
970 //
971 //
972 //
973 //
974 //
975 //
976 //
977 //
978 //
979 //
980 //
981 //
982 //
983 //
984 //
985 //
986 //
987 //
988 //
989 //
990 //
991 //
992 //
993 //
994 //
995 //
996 //
997 //
998 //
999 //
1000 //
```

So, this particular function has all the functions that are developed using the sys config file. Then we move on to the init PWM function which sets up the PWM for this particular example. Coming down we have the INIT PWM function where we have all the ADC configurations done for the PWM. Lastly, we have the ADC A1 ISR where we read the results.


(Refer Slide Time: 19:25)

```
213 // Interrupt void adcA1ISR(void)
214 {
215 //
216 // Add the latest result to the buffer
217 //
218 #ADC_RESULT[index++] = ADC_readResult(ADC_RESULT_BASE, ADC_SOC_NUMBER);
219 //
220 // Set the bufferFull flag if the buffer is full
221 //
222 #if(RESULT_BUFFER_SIZE <= index)
223 {
224     index = 0;
225     bufferFull = 1;
226 }
227 //
228 // Clear the interrupt flag
229 //
230 ADC_clearInterruptStatus(ADC_BASE, ADC_INT_NUMBER);
231 //
232 // Check if overflow has occurred
233 //
234 #if(true == ADC_getInterruptOverflowStatus(ADC_BASE, ADC_INT_NUMBER))
235 {
236     ADC_clearInterruptOverflowStatus(ADC_BASE, ADC_INT_NUMBER);
237     ADC_clearInterruptStatus(ADC_BASE, ADC_INT_NUMBER);
238 }
239 //
240 //
241 //
242 //
243 //
244 //
245 //
246 //
247 //
248 //
249 //
250 //
251 //
252 //
253 //
254 //
255 //
256 //
257 //
258 //
259 //
260 //
261 //
262 //
263 //
264 //
265 //
266 //
267 //
268 //
269 //
270 //
271 //
272 //
273 //
274 //
275 //
276 //
277 //
278 //
279 //
280 //
281 //
282 //
283 //
284 //
285 //
286 //
287 //
288 //
289 //
290 //
291 //
292 //
293 //
294 //
295 //
296 //
297 //
298 //
299 //
300 //
301 //
302 //
303 //
304 //
305 //
306 //
307 //
308 //
309 //
310 //
311 //
312 //
313 //
314 //
315 //
316 //
317 //
318 //
319 //
320 //
321 //
322 //
323 //
324 //
325 //
326 //
327 //
328 //
329 //
330 //
331 //
332 //
333 //
334 //
335 //
336 //
337 //
338 //
339 //
340 //
341 //
342 //
343 //
344 //
345 //
346 //
347 //
348 //
349 //
350 //
351 //
352 //
353 //
354 //
355 //
356 //
357 //
358 //
359 //
360 //
361 //
362 //
363 //
364 //
365 //
366 //
367 //
368 //
369 //
370 //
371 //
372 //
373 //
374 //
375 //
376 //
377 //
378 //
379 //
380 //
381 //
382 //
383 //
384 //
385 //
386 //
387 //
388 //
389 //
390 //
391 //
392 //
393 //
394 //
395 //
396 //
397 //
398 //
399 //
400 //
401 //
402 //
403 //
404 //
405 //
406 //
407 //
408 //
409 //
410 //
411 //
412 //
413 //
414 //
415 //
416 //
417 //
418 //
419 //
420 //
421 //
422 //
423 //
424 //
425 //
426 //
427 //
428 //
429 //
430 //
431 //
432 //
433 //
434 //
435 //
436 //
437 //
438 //
439 //
440 //
441 //
442 //
443 //
444 //
445 //
446 //
447 //
448 //
449 //
450 //
451 //
452 //
453 //
454 //
455 //
456 //
457 //
458 //
459 //
460 //
461 //
462 //
463 //
464 //
465 //
466 //
467 //
468 //
469 //
470 //
471 //
472 //
473 //
474 //
475 //
476 //
477 //
478 //
479 //
480 //
481 //
482 //
483 //
484 //
485 //
486 //
487 //
488 //
489 //
490 //
491 //
492 //
493 //
494 //
495 //
496 //
497 //
498 //
499 //
500 //
501 //
502 //
503 //
504 //
505 //
506 //
507 //
508 //
509 //
510 //
511 //
512 //
513 //
514 //
515 //
516 //
517 //
518 //
519 //
520 //
521 //
522 //
523 //
524 //
525 //
526 //
527 //
528 //
529 //
530 //
531 //
532 //
533 //
534 //
535 //
536 //
537 //
538 //
539 //
540 //
541 //
542 //
543 //
544 //
545 //
546 //
547 //
548 //
549 //
550 //
551 //
552 //
553 //
554 //
555 //
556 //
557 //
558 //
559 //
560 //
561 //
562 //
563 //
564 //
565 //
566 //
567 //
568 //
569 //
570 //
571 //
572 //
573 //
574 //
575 //
576 //
577 //
578 //
579 //
580 //
581 //
582 //
583 //
584 //
585 //
586 //
587 //
588 //
589 //
590 //
591 //
592 //
593 //
594 //
595 //
596 //
597 //
598 //
599 //
600 //
601 //
602 //
603 //
604 //
605 //
606 //
607 //
608 //
609 //
610 //
611 //
612 //
613 //
614 //
615 //
616 //
617 //
618 //
619 //
620 //
621 //
622 //
623 //
624 //
625 //
626 //
627 //
628 //
629 //
630 //
631 //
632 //
633 //
634 //
635 //
636 //
637 //
638 //
639 //
640 //
641 //
642 //
643 //
644 //
645 //
646 //
647 //
648 //
649 //
650 //
651 //
652 //
653 //
654 //
655 //
656 //
657 //
658 //
659 //
660 //
661 //
662 //
663 //
664 //
665 //
666 //
667 //
668 //
669 //
670 //
671 //
672 //
673 //
674 //
675 //
676 //
677 //
678 //
679 //
680 //
681 //
682 //
683 //
684 //
685 //
686 //
687 //
688 //
689 //
690 //
691 //
692 //
693 //
694 //
695 //
696 //
697 //
698 //
699 //
700 //
701 //
702 //
703 //
704 //
705 //
706 //
707 //
708 //
709 //
710 //
711 //
712 //
713 //
714 //
715 //
716 //
717 //
718 //
719 //
720 //
721 //
722 //
723 //
724 //
725 //
726 //
727 //
728 //
729 //
730 //
731 //
732 //
733 //
734 //
735 //
736 //
737 //
738 //
739 //
740 //
741 //
742 //
743 //
744 //
745 //
746 //
747 //
748 //
749 //
750 //
751 //
752 //
753 //
754 //
755 //
756 //
757 //
758 //
759 //
760 //
761 //
762 //
763 //
764 //
765 //
766 //
767 //
768 //
769 //
770 //
771 //
772 //
773 //
774 //
775 //
776 //
777 //
778 //
779 //
780 //
781 //
782 //
783 //
784 //
785 //
786 //
787 //
788 //
789 //
790 //
791 //
792 //
793 //
794 //
795 //
796 //
797 //
798 //
799 //
800 //
801 //
802 //
803 //
804 //
805 //
806 //
807 //
808 //
809 //
810 //
811 //
812 //
813 //
814 //
815 //
816 //
817 //
818 //
819 //
820 //
821 //
822 //
823 //
824 //
825 //
826 //
827 //
828 //
829 //
830 //
831 //
832 //
833 //
834 //
835 //
836 //
837 //
838 //
839 //
840 //
841 //
842 //
843 //
844 //
845 //
846 //
847 //
848 //
849 //
850 //
851 //
852 //
853 //
854 //
855 //
856 //
857 //
858 //
859 //
860 //
861 //
862 //
863 //
864 //
865 //
866 //
867 //
868 //
869 //
870 //
871 //
872 //
873 //
874 //
875 //
876 //
877 //
878 //
879 //
880 //
881 //
882 //
883 //
884 //
885 //
886 //
887 //
888 //
889 //
890 //
891 //
892 //
893 //
894 //
895 //
896 //
897 //
898 //
899 //
900 //
901 //
902 //
903 //
904 //
905 //
906 //
907 //
908 //
909 //
910 //
911 //
912 //
913 //
914 //
915 //
916 //
917 //
918 //
919 //
920 //
921 //
922 //
923 //
924 //
925 //
926 //
927 //
928 //
929 //
930 //
931 //
932 //
933 //
934 //
935 //
936 //
937 //
938 //
939 //
940 //
941 //
942 //
943 //
944 //
945 //
946 //
947 //
948 //
949 //
950 //
951 //
952 //
953 //
954 //
955 //
956 //
957 //
958 //
959 //
960 //
961 //
962 //
963 //
964 //
965 //
966 //
967 //
968 //
969 //
970 //
971 //
972 //
973 //
974 //
975 //
976 //
977 //
978 //
979 //
980 //
981 //
982 //
983 //
984 //
985 //
986 //
987 //
988 //
989 //
990 //
991 //
992 //
993 //
994 //
995 //
996 //
997 //
998 //
999 //
1000 //
```


So, we have a 256-sized buffer where we will read the results for the ADC conversions. The first step once we are done with the configuration is to build the code. So, for that, I will click

on the symbol and build the code. Make sure that you have selected the appropriate build configuration. So, in my case, I have a TMS320f280049c launch pad connected to my device.

(Refer Slide Time: 19:50)




(Refer Slide Time: 20:03)



So, based on that the active configuration to be selected will be CPU1 launch excel RAM and for that the target configuration to be selected is TMS320f280049c underscore launch pad dot cc XML. The simple target configuration without the launch pad tag is for the control card hardware. Once you are done building with the example code once the build finish shows up you are now ready to debug the code on the hardware.

(Refer Slide Time: 20:25)




```
adc_e2_soc_epwm.c:214:1: error: interrupt void adc1ISR(void)
214 | _interrupt void adc1ISR(void)
    | ^~~~~
adc_e2_soc_epwm.c:215:1: error: // Add the latest result to the buffer
215 | // Add the latest result to the buffer
    | ^~~~~
adc_e2_soc_epwm.c:217:1: error: myADCResults[index++] = ADC_readResult(ADCARESULT_BASE, ADC_SOC_MPBFR0);
217 | myADCResults[index++] = ADC_readResult(ADCARESULT_BASE, ADC_SOC_MPBFR0);
    | ^~~~~
adc_e2_soc_epwm.c:218:1: error: //
218 | //
    | ^~~~~
adc_e2_soc_epwm.c:219:1: error: // Set the bufferFull flag if the buffer is full
219 | // Set the bufferFull flag if the buffer is full
    | ^~~~~
adc_e2_soc_epwm.c:222:1: error: if(RESULTS_BUFFER_SIZE <= index)
222 | if(RESULTS_BUFFER_SIZE <= index)
    | ^~~~~
adc_e2_soc_epwm.c:225:1: error: {
225 | {
    | ^~~~~
adc_e2_soc_epwm.c:226:1: error:     index = 0;
226 |     index = 0;
    |     ^~~~~
adc_e2_soc_epwm.c:227:1: error:     bufferFull = 1;
227 |     bufferFull = 1;
    |     ^~~~~
adc_e2_soc_epwm.c:228:1: error: }
228 | }
    | ^~~~~
adc_e2_soc_epwm.c:229:1: error: //
229 | //
    | ^~~~~
adc_e2_soc_epwm.c:230:1: error: // Clear the interrupt flag
230 | // Clear the interrupt flag
    | ^~~~~
adc_e2_soc_epwm.c:232:1: error: ADC_clearInterruptStatus(myADC0_BASE, ADC_INT_MPBFR0);
232 | ADC_clearInterruptStatus(myADC0_BASE, ADC_INT_MPBFR0);
    | ^~~~~
adc_e2_soc_epwm.c:233:1: error: //
233 | //
    | ^~~~~
adc_e2_soc_epwm.c:234:1: error: // Check if overflow has occurred
234 | // Check if overflow has occurred
    | ^~~~~
adc_e2_soc_epwm.c:236:1: error: if(true == ADC_getInterruptOverflowStatus(myADC0_BASE, ADC_INT_MPBFR0))
236 | if(true == ADC_getInterruptOverflowStatus(myADC0_BASE, ADC_INT_MPBFR0))
    | ^~~~~
adc_e2_soc_epwm.c:237:1: error: {
237 | {
    | ^~~~~
adc_e2_soc_epwm.c:238:1: error:     ADC_clearInterruptOverflowStatus(myADC0_BASE, ADC_INT_MPBFR0);
238 |     ADC_clearInterruptOverflowStatus(myADC0_BASE, ADC_INT_MPBFR0);
    |     ^~~~~
adc_e2_soc_epwm.c:239:1: error:     ADC_clearInterruptStatus(myADC0_BASE, ADC_INT_MPBFR0);
239 |     ADC_clearInterruptStatus(myADC0_BASE, ADC_INT_MPBFR0);
    |     ^~~~~
adc_e2_soc_epwm.c:240:1: error: }
240 | }
    | ^~~~~
adc_e2_soc_epwm.c:241:1: error: //
241 | //
    | ^~~~~
adc_e2_soc_epwm.c:242:1: error: }
242 | }
    | ^~~~~

**** Build Finished ****
```

But in case this example would have any error it could have been shown in the problem tab.

Since this example is clean I will now go ahead and debug the code.


(Refer Slide Time: 20:45)



```
adc_e2_soc_epwm.c:79:1: error: //
79 | //
    | ^~~~~
adc_e2_soc_epwm.c:80:1: error: // Globals
80 | // Globals
    | ^~~~~
adc_e2_soc_epwm.c:81:1: error: // Buffer for results
81 | // Buffer for results
    | ^~~~~
adc_e2_soc_epwm.c:82:1: error: // Index into result buffer
82 | // Index into result buffer
    | ^~~~~
adc_e2_soc_epwm.c:83:1: error: // Flag to indicate buffer is full
83 | // Flag to indicate buffer is full
    | ^~~~~
adc_e2_soc_epwm.c:84:1: error: //
84 | //
    | ^~~~~
adc_e2_soc_epwm.c:85:1: error: // Function Prototypes
85 | // Function Prototypes
    | ^~~~~
adc_e2_soc_epwm.c:86:1: error: //
86 | //
    | ^~~~~
adc_e2_soc_epwm.c:87:1: error: //
87 | //
    | ^~~~~
adc_e2_soc_epwm.c:88:1: error: //
88 | //
    | ^~~~~
adc_e2_soc_epwm.c:89:1: error: //
89 | //
    | ^~~~~
adc_e2_soc_epwm.c:90:1: error: //
90 | //
    | ^~~~~
adc_e2_soc_epwm.c:91:1: error: //
91 | //
    | ^~~~~


**** Build Finished ****
```


(Refer Slide Time: 21:14)



So, since I have connected a 3.3-volt source to my ADC input which is a channel ADC 0 I am getting 4096 for the 12-bit ADC configuration. That is all I wanted to cover for this demonstration.

(Refer Slide Time: 21:28)



So, as a part of the conclusion of this lecture, we studied the current market trends for EV, solar as well as server power applications. Also, we went through some of the key peripheral differentiations offered by C2000 that is in EPWM, ADC as well as CLB and lastly we also

went through getting started using the C2000 ecosystem that is in CCS and C2000. I hope you enjoyed the video.

Thank you.