NPTEL Video Course : Design Verification and Test of Digital VLSI Circuits

Lecture 9 - Two level Boolean Logic Synthesis - 2